mmu.h

Go to the documentation of this file.

 
#ifndef MMU_MMU_H
#define MMU_MMU_H
 
#include "page_table/page_table.h"
 
#include <stdint.h>
 
typedef struct __attribute__((packed)) tcr_reg_t {
    union {
        uint64_t value;
 
        struct __attribute__((packed)) {
            /* ── TTBR0 region ───────────────────────────────────
             */
            uint64_t t0sz : 6;
 
            uint64_t res0_6 : 1;
 
            uint64_t epd0 : 1;
 
            uint64_t irgn0 : 2;
 
            uint64_t orgn0 : 2;
 
            uint64_t sh0 : 2;
 
            uint64_t tg0 : 2;
 
            /* ── TTBR1 region ───────────────────────────────────
             */
            uint64_t t1sz : 6;
 
            uint64_t a1 : 1;
 
            uint64_t epd1 : 1;
 
            uint64_t irgn1 : 2;
 
            uint64_t orgn1 : 2;
 
            uint64_t sh1 : 2;
 
            uint64_t tg1 : 2;
 
            /* ── Physical address size ──────────────────────────
             */
            uint64_t ips : 3;
 
            uint64_t res0_35 : 1;
 
            uint64_t as : 1;
 
            /* ── Top-byte ignore ────────────────────────────────
             */
            uint64_t tbi0 : 1;
 
            uint64_t tbi1 : 1;
 
            /* ── Hardware Access / Dirty (FEAT_HAF / FEAT_HAFDBS)
             */
            uint64_t ha : 1;
 
            uint64_t hd : 1;
 
            /* ── Hierarchical Permission Disable (FEAT_HPDS) ─────
             */
            uint64_t hpd0 : 1;
 
            uint64_t hpd1 : 1;
 
            /* ── Hardware Use bits (FEAT_HPDS2) ─────────────────
             */
            uint64_t hwu059 : 1;
 
            uint64_t hwu060 : 1;
 
            uint64_t hwu061 : 1;
 
            uint64_t hwu062 : 1;
 
            uint64_t hwu159 : 1;
 
            uint64_t hwu160 : 1;
 
            uint64_t hwu161 : 1;
 
            uint64_t hwu162 : 1;
 
            /* ── Top-byte ignore for data only (FEAT_PAuth) ─────
             */
            uint64_t tbid0 : 1;
 
            uint64_t tbid1 : 1;
 
            /* ── Non-Fault Disable (FEAT_SVE) ───────────────────
             */
            uint64_t nfd0 : 1;
 
            uint64_t nfd1 : 1;
 
            /* ── EL0 fault on TTBR access (FEAT_E0PD) ───────────
             */
            uint64_t e0pd0 : 1;
 
            uint64_t e0pd1 : 1;
 
            /* ── Tag Check Mask (FEAT_MTE2) ──────────────────────
             */
            uint64_t tcma0 : 1;
 
            uint64_t tcma1 : 1;
 
            /* ── 52-bit PA (FEAT_LPA2) ──────────────────────────
             */
            uint64_t ds : 1;
 
            /* ── Extended MTE canonical tagging
             * (FEAT_MTE_NO_ADDRESS_TAGS / FEAT_MTE_CANONICAL_TAGS)
             */
            uint64_t mtx0 : 1;
 
            uint64_t mtx1 : 1;
 
            uint64_t res0_63_62 : 2;
        };
    };
} tcr_reg_t;
_Static_assert(sizeof(tcr_reg_t) == 8,
           "FATAL: tcr_reg_t must be exactly 8 bytes (64-bit register)");
 
bool enable_mmu(page_table_t *id_map_root, page_table_t *kernel_map_root);
 
#endif /* MMU_MMU_H */